



产品承认书
SPECIFICATION FOR APPROVAL

CUSTOMER MODEL NO.	
WEITAI MODEL NO.	SM068-102A4
TYPE	LCD MODULE, 480*(RGB)1280


WEITAI			CUSTOMER
PREPARED	CHECKED	APPROVED	APPROVED

深圳信显光电科技有限公司

地址：深圳市宝安区石岩料坑喜源通工业园 8 栋 6 楼


本规格承认书请确认签章后回传一份

四、模组成品图纸



PIN	DESCRIPTION
1	GND
2	DOP
3	DON
4	GND
5	DIP
6	DIN
7	GND
8	CLKP
9	CLKN
10	GND
11	D2P
12	D2N
13	GND
14	D3P
15	D3N
16	GND
17	GND
18	VCC-1V8
19	VCC-1V8
20	REFCLK
21	SDA
22	SCL
23	REQ
24	RSIB
25	STBYB
26	AVDD
27	GND
28	K
29	K
30	GND
31	VGL
32	GND
33	GND
34	VGH
35	A
36	A
37	GND
38	VDD-3V3
39	VDD-3V3
40	VCOM

7. Circuit Diagram: 3x6=18



- Notes:
1. R&HS must be complied.
 2. Δ Modification rev. number
 3. Draft angle 1.0°:
 4. " * " ICON MEAN IMPORTANT DIM.
 5. All radii without dimension R0.3. Unspecified Tolerances is: ± 0.3
 6. Driver IC: O1A7290B

ISSUE	AMENDMENT	DATE
	NEW ISSUE	2015.11.18

LCM	Luminance		Lv	600	700	cd/m ²	If: 180 mA (峰值电流)
	Uniformity	Avg					
Colour	X	0.26				0.38	Measure tolerance: Luminance: $\pm 5\%$ Colour coordinate: ± 0.008
	Y	0.26				0.38	
Coordinate	Vf	9.0	10.8	11.8	V		Colour coordinate: ± 0.008 Voltage: $\pm 0.1V$

* Operating Temperature: -20~+70°C * Storage Temperature: -30~+80°C
 * Storage condition Recommended: temperature (25°C±5°C) and humidity (65%RH±20%RH)

深圳信显光电科技有限公司

MODEL NO.:	SM068-102A4	REV.:	V00
CUSTOMER'S NO.:	1V0 6.86"	REV.:	0
SHEET	SCALE	THE THIRD ANGLE PROJECTION	UNIT:
1 of 1	1 : 1		mm
DESIGN:			
CHECKED:			
COUNTERSIGN:			
APPROVED:			

五、玻璃参数

1 General Descriptions

1.1 Introduction

SM068-102A4 is a color active matrix thin film transistor (TFT) liquid crystal display (LCD) Single Chip and Sub Chips that uses amorphous silicon TFT as a switching device. This TFT LCD panel has a 6.8 inch diagonally measured active display area with WXGA resolution (480 horizontal by 1280 vertical pixels array).

1.2 Features

- 6.8" TFT-LCD Panel
- Supported WXGA Resolution
- Compatible with RoHS Standard

1.3 General Characteristics

Table 1 General Characteristics

Item	Specification	Unit	Note
Outline Dimension (H x V x D)	63.4208 x 169.0888 x 1.0	mm	Single Chip
Active Area (H x V)	60.2208 x 160.5888	mm	Single Chip
Number of Pixels (H x V)	480 x 1280	-	Single Chip
Pixel Size (H x V)	0.1254 x 0.1254	mm	Single Chip
Pixel Arrangement	RGB Stripe	mm	Single Chip
Display Type	Transmissive	-	-
Display Mode	Normally White	-	-
Cell Thickness	CF: 0.50±0.05	mm	-
	TFT: 0.50±0.05		
Driver IC(Recommendation)	OTA7290B	-	-
Weight	25.2 (Typ.)	g	Single Chip
	537.7(Typ.)	g	20 Sub Chips

3 Electrical Specifications

Table 3 Electrical Specifications

No.	Item	Min	Typ	Max	Unit
1	Vcom voltage	3.2	4.2	5.2	V
2	Frame Rate	55	60	65	Hz
3	VGH voltage	17	19	21	V
4	VGL voltage	-10	-8	-6	V
5	AVDD	10	12	14	V
6	VDD	2.7	3.3	3.6	V
A	VCC		1.8		V

敬告客户：

样机电流测试参考：

VCOM为4.2V时电流为1.15mA；

VGH为18V时电流为4.5mA；

VGL为-8V时电流为-1.4mA；

AVDD为9.7V时电流为10.5mA；

VDD为3.3V时电流为1.0mA；

VCC为1.8V时电流为16mA；

Note (1) VGH is TFT gate operating voltage

Note (2) VGL is TFT gate operating voltage

Note (3) Vcom must be adjusted to optimize display quality: Crosstalk, Contrast Ratio etc.

Note (4) Environmental condition: 25±5 °C

Note (5) We just kindly recommend the setting-voltage as the reference value. In order to get the

optimized display quality, the setting-voltage should be changed as based on customer's developing

condition.

2 Absolute Maximum Ratings

Table 2 Absolute Ratings of Environment

Item	Symbol	Min.	Max.	Unit	Conditions
LC Operating Voltage ($T_a = 25^\circ\text{C}$)	V_{OP}	-5.5	5.5	V	(1),(2), (3)
Operating Temperature	T_{OP}	-20	80	$^\circ\text{C}$	
Operating Humidity	H_{OP}	10	80	%RH	
Storage Temperature	T_{ST}	-40	80	$^\circ\text{C}$	
Storage Humidity	H_{ST}	10	90	%RH	

Note (1) Liquid Crystal driving voltage due to the characteristics of LC Material, this voltage varies with environmental temperature.

Note (2) Maximum Wet-Bulb should be 39°C . No condensation of water

Note (3) When the LCD Panel is working Please make sure to keep the temperature of LCD panel is less than 80°C

4 Optical Characteristics

The optical characteristics are measured under stable conditions as following notes.

Table 4 Optical Characteristics

Item	Conditions		Min.	Typ.	Max.	Unit	Note
Transmittance	-		3.81	4.24	-	%	(1),(5),(6),(8),(9)
Contrast Ratio	Center		800	1000	-	-	(1),(3),(7),(8),(9)
Response Time	Rising + Falling		-	20	TBD	ms	(1),(4),(7),(8),(9)
CF Color Chromaticity (CIE1931)	Red	x	Typ. -0.03	0.648	Typ. +0.03	-	Under C-light
	Red	y		0.328		-	
	Green	x		0.277		-	
	Green	y		0.556		-	
	Blue	x		0.138		-	
	Blue	y		0.128		-	
	White	x		0.295		-	
	White	y		0.323		-	
NTSC	CIE1931		(55)	60	-	%	(1),(6),(8),(9)
Viewing Angle (CR>10)	Horizontal	θ_{x+}	-	60	-	degree	(1),(2),(7),(8),(9) Viewing Angle base on using EWV Polarizer Reference only
		θ_{x-}	-	70	-		
	Vertical	θ_{y+}	-	70	-		
		θ_{y-}	-	70	-		

六、IC 时序

8.3.2. MIPI DC Characteristics

HS Receiver DC Specification


Parameter	Symbol	Rating			Unit	Note
		Min	Typ	Max		
Operation Voltage	VDD	1.5-10%	1.5	1.5+10%	mV	
Differential Input Voltage	VID	70	200	260	mV	
Common Mode Voltage	V _{CMRX(DC)}	70	-	330	mV	
Differential Input High Threshold Voltage	VTH	-	-	70	mV	
Differential Input Low Threshold Voltage	VTL	-70	-	-	mV	
Singled-ended input high voltage	V _{IHS}	-	-	460	mV	
Singled-ended input low voltage	V _{ILHS}	-40	-	-	mV	
Singled-ended threshold for HS termination enable	V _{TERM-EN}	-	-	450	mV	
Differential input impedance	Z _{ID}	80	100	125	ohm	
Pin leakage current	I _{LEAK}	-10	-	10	uA	
Common-mode interference beyond 450MHz	ΔV _{CMRX(HF)}	-	-	100	mV	
Common-mode interference 50MHz - 450MHz	ΔV _{CMRX(LF)}	-50	-	50	mV	
Common-mode termination	C _{CM}	-	-	60	pF	
Embedded Termination	R _T	90	100	110	ohm	2bits RT_SEL[1: 0] for termination resistor selection 00 → 200ohm 10, 01 → 150ohm 11 → 100ohm (default) 1bit ERMEN for termination resistor enable TERM_EN=0, termr disable R=(OPEN) TERM_EN=1, termr enable

Note:

- (1) Excluding possible additional RF interference of 100mV peak sine wave beyond 450MHz.
- (2) This table value includes a ground difference of 50mV between the transmitter and the receiver, the static common-mode level tolerance and variations below 450MHz.


LP Receiver DC Specification

Parameter	Symbol	Rating			Unit	Note
		Min	Typ	Max		
Logic 1 input voltage	V_{IH}	880	-	-	mV	
Logic 0 input voltage, not in ULP State	V_{IL}	-	-	550	mV	
Input hysteresis	V_{HYST}	25	-	-	mV	



Line Contention Detection

Parameter	Symbol	Rating			Unit	Note
		Min	Typ	Max		
Logic 1 contention threshold	V_{IKCD}	450	-	-	mV	
Logic 0 contention threshold	V_{ILCD}	-	-	200	mV	



Input Characteristics

Parameter	Symbol	Rating			Unit	Note
		Min	Typ	Max		
Pin signal voltage range	V_{PIN}	-50		1350	mV	
Pin leakage current	I_{LEAK}	-10		10	uA	
Ground shift	V_{GNDSH}	-50		50	mV	
Transient pin voltage level	$V_{PIN(absmax)}$	-0.15		1.45	V	
Maximum transient time above $V_{PIN(max)}$ or below $V_{PIN(min)}$	$TV_{PIN(absmax)}$			20	ns	

Note:

- (1) When the pad voltage is in the signal voltage range from V_{GNDSH} , MIN to $VOH + V_{GNDSH}$, MAX and the Lane Module is in LP receive mode.
- (2) The voltage overshoot and undershoot beyond the V_{PIN} is only allowed during a single 20ns window after any LP-0 to LP-1 transition or vice versa. For all other situations it must stay within the V_{PIN} range.
- (3) This value includes ground shift.

8.4. AC Characteristics

8.4.1. System AC Characteristics

(VDD=3.3V, AVDD=12V, VSS=VSSA=0V, TA=-20 to +85°C)

Parameter	Symbol	MIN.	Typ.	MAX.	UNIT	Conditions
VDD Power On Slew rate	T	-	-	20	ms	From VSS to 90% VDD
RSTB pulse width	T	10	-	-	us	


8.4.2. MIPI AC Characteristics

HS Receiver AC Timing Characteristics

Parameter	Symbol	Rating			Unit	Note
		Min	Typ	Max		
Bandwidth per lane	-	-	-	1000	Mbps	Bandwidth selected by register 'speedup' Speedup=0 → Max=550Mbps Speedup=1 → Max=1000Mbps
Operation frequency	-	-	-	500	MHz	
UI instantaneous	UI _{INST}	1	-	12.5	ns	1
Data to Clock Skew	T _{skew}	-0.15	-	0.15	UI _{INST}	
Inter-lane static skew	T _{skew-lane}	-	-	UI _{INST} /50	UI _{INST}	
Data to Clock Setup Time	T _{SETUP}	0.25	-	-	UI _{INST}	2
Data to Clock Hold Time	T _{HOLD}	0.25	-	-	UI _{INST}	
Common-mode interference beyond 450MHz	ΔV _{CMRX(HF)}	-	-	100	mV	4
Common-mode interference 50MHz- 450MHz	ΔV _{CMRX(LF)}	-50	-	50	mV	3,6
Common-mode termination	C _{CM}	-	-	60	pF	5

Note:

- (1) Total silicon and package delay budget of 0.3*UI_{INST}
- (2) Total setup and hold window for receiver of 0.3*UI_{INST}
- (3) Excluding 'static' ground shift of 50mV
- (4) =V_{CMRX} (HF) is the peak amplitude of a sine wave superimposed on the receiver input
- (5) For higher bit rates a 14pF capacitor will be needed to meet the common-mode return loss specification.
- (6) Voltage difference compared to the DC average common-mode potential.



LP Receiver AC Timing Characteristics

Parameter	Symbol	Rating			Unit	Note
		Min	Typ	Max		
Input pulse rejection	e_{SPIKE}	-	-	300	V·ps	1,2,3
Minimum pulse width response	$T_{\text{MIN-RX}}$	20	-	-	ns	
Peak interference amplitude	V_{INT}	-	-	200	mV	
Interference frequency	f_{INT}	450	-	-	MHz	
Logic 1 input voltage	V_{IH}	880	-	-	mV	
Logic 0 input voltage, not in ULP State	V_{IL}	-	-	550	mV	
Logic 0 input voltage, ULP State	$V_{\text{IL-ULPS}}$	-	-	300	mV	
Input Hysteresis	V_{HYST}	25	-	-	mV	
Logic 1 contention threshold	V_{IHCD}	450	-	-	mV	
Logic 0 contention threshold	V_{ILCD}	-	-	200	mV	

Note:

- (1) Time-voltage integration of a spike above V_{IL} when being in LP-0 state or below V_{IH} when being in LP-1 state.
- (2) An impulse less than this will not change the receiver state.
- (3) In addition to the required glitch rejection, implementers shall ensure rejection of known RF-interferers.