Navigation

    全志在线开发者论坛

    • Register
    • Login
    • Search
    • Categories
    • Tags
    • 在线文档
    • 社区主页

    请教D1-H J2引脚 REFCLK-OUT没有时钟信号输出的问题

    MR Series
    3
    3
    1315
    Loading More Posts
    • Oldest to Newest
    • Newest to Oldest
    • Most Votes
    Reply
    • Reply as topic
    Log in to reply
    This topic has been deleted. Only users with topic management privileges can see it.
    • A
      Apollo5520 LV 5 last edited by

      20006fa86c3afaf9ca105b0e9a40c97b_1656074441713-066f042d-059e-4b9c-a3f4-6d11945826b1-image.png
      如上图,想用这个来给xr829提供时钟信号,用示波器测不到有信号输出

      		wlan: wlan@0 {
      			compatible    = "allwinner,sunxi-wlan";
      			clock-names = "32k-fanout1", "osc24m", "fanout-24m";
      			clocks = <&ccu CLK_FANOUT1_OUT>, <&dcxo24M>, <&ccu CLK_FANOUT_24M>;
      			wlan_busnum    = <0x1>;
      			wlan_regon    = <&pio PG 12 GPIO_ACTIVE_HIGH>;
      			wlan_hostwake  = <&pio PG 10 GPIO_ACTIVE_HIGH>;
      			/*wlan_power    = "VCC-3V3";*/
      			/*wlan_power_vol = <3300000>;*/
      			/*interrupt-parent = <&pio>;
      			interrupts = < PG 10 IRQ_TYPE_LEVEL_HIGH>;*/
      			wakeup-source;
      
      		};
      

      dts配置成上面的了
      有哪位兄弟知道是什么原因吗?谢谢

      1 Reply Last reply Reply Quote Share 1
      • H
        handsome_9527 LV 2 last edited by

        你好,请问问题解决了吗?我也遇到了这个问题

        J 1 Reply Last reply Reply Quote Share 0
        • J
          jamon LV 3 @handsome_9527 last edited by

          @handsome_9527 配置一下寄存器就行

          1 Reply Last reply Reply Quote Share 1
          • 1 / 1
          • First post
            Last post

          Copyright © 2024 深圳全志在线有限公司 粤ICP备2021084185号 粤公网安备44030502007680号

          行为准则 | 用户协议 | 隐私权政策