导航

    全志在线开发者论坛

    • 注册
    • 登录
    • 搜索
    • 版块
    • 话题
    • 在线文档
    • 社区主页
    1. 主页
    2. j1sys
    3. 帖子
    J
    • 资料
    • 关注 0
    • 粉丝 0
    • 我的积分 207
    • 主题 0
    • 帖子 3
    • 最佳 0
    • 群组 0

    j1sys 发布的帖子

    • 回复: 请问D1s支持有源晶振吗?

      @awwwwa does anyone have a schematic of this? my question is 3v3 or 1v8 oscillator. I guessed 1v8 since VCC-PLL is 1v8. anyone know for sure? anyone doing this in a production unit. trying to avoid simple crystal capacitance matching etc. prefer using oscillators.

      -Ed

      发布在 MR Series
      J
      j1sys
    • 回复: T113-S3 UART4/5 发送异常

      @edward-x do you mean a defective ic or a design issue on all chips. I'm tracing something similar on F113/D1s and found your post, thinking maybe T113 vs F113 might share problem.

      Any progress, move to other uart or pins fix problem?

      发布在 其它全志芯片讨论区
      J
      j1sys
    • 1 / 1