Navigation

    全志在线开发者论坛

    • Register
    • Login
    • Search
    • Categories
    • Tags
    • 在线文档
    • 社区主页

    全志T153MX-BCX的DDR4引脚

    T Series
    1
    1
    139
    Loading More Posts
    • Oldest to Newest
    • Newest to Oldest
    • Most Votes
    Reply
    • Reply as topic
    Log in to reply
    This topic has been deleted. Only users with topic management privileges can see it.
    • L
      lls260 LV 3 last edited by

      DDR4引脚说明,这不纯纯的废话吗?对应高8位还是低8位?咱能对照DDR4数据手册排查一遍吗?三星的DDR4就行。
      SDQM0 →DRAM Data Mask Signal 0 I/O
      SDQM1 →DRAM Data Mask Signal 1 I/O
      SDQS0N →DRAM Bidirectional Data Strobe 0 (Active Low) I/O
      SDQS0P →DRAM Bidirectional Data Strobe 0 (Active High) I/O
      SDQS1N →DRAM Bidirectional Data Strobe 1 (Active Low) I/O
      SDQS1P →DRAM Bidirectional Data Strobe 1 (Active High) I/O

      找了半天,也没找到BG0引脚功能。就这3个bank选择引脚还对应不上,BG0,BA0,BA1。真要命
      SBA0 DRAM Bank Address Signal 0 O
      SBA1 DRAM Bank Address Signal 1 O
      SBA2 DRAM Bank Address Signal 2 O

      1 Reply Last reply Reply Quote Share 0
      • 1 / 1
      • First post
        Last post

      Copyright © 2024 深圳全志在线有限公司 粤ICP备2021084185号 粤公网安备44030502007680号

      行为准则 | 用户协议 | 隐私权政策